Click here to view this message in a browser window.
Aldec Logo
         

AXI based Design & Verification

Presenter: Matt Bridle, Certified Training Instructor, Doulos

Friday, November 7, 2025

Abstract:

The Advanced eXtensible Interface (AXI) protocol is a point-to-point interface specification that defines the interface of IP blocks, rather than the interconnect itself. It is part of the widely used Advanced Microcontroller Bus Architecture (AMBA) open-standard from Arm®.

 

This webinar will introduce chip-buses and their importance, before going into the details of AMBA AXI3.

 

Agenda:

  • The basics of on-chip buses, key terminologies and why we need them
  • An explanation of simple buses, such as APB, as a reference
  • An overview of the AMBA AXI3: AXI bus architecture
  • Details about:
    • Transactions in AXI, including the five AXI transaction channels
    • AXI signals and timing
    • Bursts and optional features
  • Considerations for integration
  • The value of a pre-verified and widely used Verification IP

Webinar Duration: 

  • 60 min presentation with interactive Q&A throughout
Event Info                                                                 
EU Session
 11:00 AM – 12:00 PM CST
 Friday, November 7, 2025
Register for EU Session
US Session
 10:00 AM – 11:00 PM PST
 Friday, November 7, 2025
Register for US Session